

Security:

Can we afford to have it?

Can we afford not to have it?

Daniel Gruss

2025-10-26

Graz University of Technology





- Profiling cache utilization with performance counters?



- Profiling cache utilization with performance counters? → No





- Profiling cache utilization with performance counters? → No
- Observing cache utilization with performance counters and using it to infer a crypto key?



- Profiling cache utilization with performance counters? → No
- Observing cache utilization with performance counters and using it to infer a crypto key? → Yes



- Profiling cache utilization with performance counters? → No
- Observing cache utilization with performance counters and using it to infer a crypto key? → Yes
- Measuring memory access latency with Flush+Reload?




- Profiling cache utilization with performance counters? → No
- Observing cache utilization with performance counters and using it to infer a crypto key? → Yes
- Measuring memory access latency with Flush+Reload? → No



- Profiling cache utilization with performance counters? → No
- Observing cache utilization with performance counters and using it to infer a crypto key? → Yes
- Measuring memory access latency with Flush+Reload? → No
- Measuring memory access latency with Flush+Reload and using it to infer keystroke timings?



- Profiling cache utilization with performance counters? → No
- Observing cache utilization with performance counters and using it to infer a crypto key? → Yes
- Measuring memory access latency with Flush+Reload? → No
- Measuring memory access latency with Flush+Reload and using it to infer keystroke timings? → Yes

A close-up of Morpheus from the movie The Matrix, wearing his signature sunglasses. The reflection in the sunglasses shows a scene from the movie with several characters in a room. The text "THERE IS NO NOISE" is overlaid at the top in white, bold, sans-serif font.

THERE IS NO NOISE

NOISE IS JUST SOMEONE ELSE'S DATA









1337 4242

FOOD CACHE

Revolutionary concept!

Store your food at home,
never go to the grocery store
during cooking.

Can store **ALL** kinds of food.



ONLY TODAY INSTEAD OF ~~\$1,300~~

\$1,299

ORDER VIA PHONE: +555 12345





```
printf("%d", i);  
printf("%d", i);
```




```
printf("%d", i);  
printf("%d", i);
```

Cache miss




```
printf("%d", i);  
printf("%d", i);
```

Cache miss




Request




```
printf("%d", i);  
printf("%d", i);
```

Cache miss




Request

Response




```
printf("%d", i);  
printf("%d", i);
```


Cache miss





Request

Response










Shared Memory


ATTACKER


flush
access





VICTIM


access




























- Add a **layer of indirection** to test


```
char data = *(char*) 0xffffffff81a000e0;  
array[data * 4096] = 0;
```



- Add a **layer of indirection** to test

```
char data = *(char*) 0xffffffff81a000e0;  
array[data * 4096] = 0;
```


- Then check whether any part of array is **cached**



- Flush+Reload over all pages of the array



- Index of cache hit reveals data



- Flush+Reload over all pages of the array



- Index of cache hit reveals data
- Permission check is in some cases not fast enough






Kernel **A**ddress **I**solation to have **S**ide channels **E**fficiently **R**emoved



KAISER /'kAɪzə/

1. [german] Emperor, ruler of an empire
2. largest penguin, emperor penguin



Kernel **A**ddress **I**solation to have **S**ide channels **E**fficiently **R**emoved



Without KAISER:**With KAISER:**





PIZZA


SPECIAL RECIPES














»A table for 6 please«





Speculative Cooking



»A table for 6 please«





PIZZA

SPECIAL RECIPES





SPECIAL RECIPES


































































































Table 1: Reported performance impacts of countermeasures

Defense	Impact	Performance Loss	Benchmark
InvisiSpec		22%	SPEC
SafeSpec		3% (improvement)	SPEC2017 on MARSSx86
DAWG		2–12%, 1–15%	PARSEC, GAPBS
RSB Stuffing		no reports	
Retpoline		5–10%	real-world workload servers
Site Isolation		only memory overhead	
SLH		36.4%, 29%	Google microbenchmark suite
YSNB		60%	Phoenix
IBRS		20–30%	two sysbench 1.0.11 benchmarks
STIPB		30– 50%	Rodinia OpenMP, DaCapo
IBPB		no individual reports	
Serialization		62%, 74.8%	Google microbenchmark suite
SSBD/SSBB		2–8%	SYSmark®2014 SE & SPEC integer
KAISER/KPTI		0–2.6%	system call rates
L1TF mitigations		-3–31%	various SPEC



Test



file:///home/dgruss/rowhammerjs/rowhammer.html



Search



320: 12

330: 9

340: 1

350: 0

360: 1

370: 2

380: 199

390: 76

400: 72

410: 231

420: 572


1250



[!] Found flip (254 != 255) at array index 340021386 when hammering indices 339881984 and 340156416


[!] Found flip (239 != 255) at array index 340022176 when hammering indices 339881984 and 340156416

[!] Found flip (191 != 255) at array index 340023138 when hammering indices 339881984 and 340156416



[!] Found flip (254 != 255) at array index 340025146 when hammering indices 339881984 and 340156416









Cells leak faster upon proximate accesses → Rowhammer



Cells leak faster upon proximate accesses → Rowhammer




Cells leak faster upon proximate accesses → Rowhammer





bit flips in row 2!





Cells leak faster upon proximate accesses → Rowhammer



































**HAMMERING
TWO ROWS**





**HAMMERING
TWO ROWS**





**HAMMERING
A SINGLE ROW**






























































```
uint64_t multiplier = 0x1122334455667788;
uint64_t correct    = 0xdeadbeef * multiplier;
uint64_t var        = 0xdeadbeef * multiplier;

while (var == correct)
{
    var = 0xdeadbeef * multiplier;
}
uint64_t flipped_bits = var ^ correct;
```

```
do
{
    i++;
    plaintext = <randomly generated>

    result1 = aes128_enc(plaintext);
    result2 = aes128_enc(plaintext);
} while (vec_equal_128(result1,result2) && i<iterations);
```




- Should be related to undervolting



- Should be related to undervolting
- From protected TEE vaults



- Should be related to undervolting
- From protected TEE vaults
- Steal





- Should be related to undervolting
- From protected TEE vaults
- Steal, corrupt





- Should be related to **undervolting**
- From protected TEE **vaults**
- Steal, corrupt, **plunder**, ...

















ENERGY FORECAST



0.09%

0.40%

There are alternatives

There are alternatives to security!

How expensive is security?




Figure 3: Energy overhead and runtime overhead scatter plot of benchmark runs from 108 Linux kernel CVE fixes.




Figure 5: Linux kernel hardware mitigation energy and runtime overhead zoomed-in with an x-range of $[-10, 10]$ and a y-range of $[-10, 10]$.

RACE FOR A VACCINE

WE WANT TO
BE FIRST

WE WANT TO
BE FIRST!

WE WANT
TO BE
FIRST!

WE WANT TO
BE FIRST!



RACE TO ACT ON CLIMATE

YOU GO
FIRST!

WHY SHOULD
WE BE FIRST

NO, YOU
GO FIRST

THEY SHOULD
GO FIRST!



Garino




FUNCTIONALITY



SECURITY

Our World
in DataOur World
in DataOur World
in DataOur World
in DataOur World
in DataOur World
in DataOur World
in DataOur World
in Data



Can we make things more efficient by adding security?




Fig. 1: SMTCache abstract design for n slices. At most 2 slices are active at the same time, one per SMT thread. The SMTCache controller ensures coherence between slices and that SMTCache appears like a normal cache to higher cache levels.

Table 1: Area and power overheads estimated with McPAT [26] and CACTI [37].

	Number of Ways	8-way	12-way	16-way	2 slices (8-way)	24-way	3 slices (8-way)	32-way	4 slices (8-way)	40-way	5 slices (8-way)
	Total L1 Cache Size	32 KiB	48 KiB	64 KiB	64 KiB	96 KiB	96 KiB	128 KiB	128 KiB	160 KiB	160 KiB
	Number of SMT Cores [†]	1	1	2	2	2	2	4	4	4	4
Bus Area [mm ²]		0.37	0.37	0.38	0.38	0.39	0.40	0.41	0.42	0.53	0.54
Bus Peak Dynamic [W]		2.04	2.08	2.11	2.13	2.15	2.13	2.27	2.14	2.41	2.45
Bus Subthreshold Leakage [W]		0.05	0.05	0.06	0.06	0.06	0.06	0.06	0.06	0.06	0.06
Bus Runtime Dynamic [W]		2.04	2.08	2.11	2.13	2.15	2.13	2.27	2.14	2.41	2.45
L1 Dynamic read energy [nJ]		2.53	6.87	11.22	2.53	29.16	2.53	47.09	2.53	81.55	2.53
L1 Dynamic write energy [nJ]		2.58	7.01	11.45	2.58	29.73	2.58	48.01	2.58	82.72	2.58
L1 Standby Leakage [mW]		42.50	64.41	86.33	85.83	132.47	127.49	178.61	169.98	276.95	212.48
L1 Area [mm ²]		3.77	9.26	14.75	7.63	36.52	11.32	58.30	15.10	100.54	18.87
L1 Max. Total Leak. (2 loads+stores/cycle) [W]		10.26	27.84	45.42	10.30	117.90	10.34	190.38	10.38	328.83	10.43
L1 Max. Total Leak. (4 loads+stores/cycle) [W]		-	-	90.77	20.52	235.70	20.56	380.63	20.60	657.47	20.64
L1 Max. Total Leak. (8 loads+stores/cycle) [W]		-	-	-	-	-	-	761.04	41.02	1314.59	41.07

[†] For a fair comparison, we adjusted the number of SMT cores to reflect the L1 cache sizes: 1 SMT core below 64 KiB, 2 SMT cores for the 64 KiB to 96 KiB range, and 4 SMT cores above. We simulate the results for 3 different configurations for the load and store ports from 2 to 8 loads and store per cycle. The maximum total leakage significantly changes with the number of SMT cores and the number of loads and stores per cycle. As the slices of SMTCache act as independent caches, they scale almost linearly in the maximum total leakage.

System Information

Manual Tuning

All Controls

Core

Graphics

Stress Test

Profiles

Core

Reference Clock

103.2258 MHz

Max Non-Turbo Boost Ratio

1.0 x

Turbo Boost Short Power Max Enable

Disable Enable

Turbo Boost Short Power Max

1,200,000 W

Turbo Boost Power Max

1,050,000 W

Turbo Boost Power Time Window

0.00097656 Seconds

Core Current Limit

300,000 A

Additional Turbo Voltage

0.00000 mV

Multipliers

1 Active Core

42 x

2 Active Cores

42 x

3 Active Cores

42 x

4 Active Cores

42 x

4 Active Cores

Default 38 x

Active 38 x

Proposed 42 x

Graphics

Processor Graphics Current Limit

Limits the maximum ratio that the processor can use while four cores are active.

300,000 A

Core Default Proposed

Reference Clock	101.0526 MHz	103.2258 MHz
Max Non-Turbo Boost Ratio	34 x	34 x
Max Non-Turbo Boost CPU Sp...	3.436 GHz	3.510 GHz
Max Turbo Boost CPU Speed	4.042 GHz	4.335 GHz
1 Active Core	40 x	42 x
2 Active Cores	40 x	42 x
3 Active Cores	39 x	42 x
4 Active Cores	38 x	42 x
Turbo Boost Power Max	1,000,000 W	1,050,000 W
Turbo Boost Short Power Max	1,200,000 W	1,200,000 W
Turbo Boost Short Power Max...	Enable	Enable
Turbo Boost Power Time Wind...	0.00097656 S...	0.00097656 S...
Core Current Limit	300,000 A	300,000 A
Additional Turbo Voltage	0.00000 mV	0.00000 mV

Graphics Default Proposed

Processor Graphics Current Li...	300,000 A	300,000 A
----------------------------------	-----------	-----------

Apply

Discard

Save to Profile

Force Restart

CPU Core Temperature

37 °C

CPU Utilization

0 %

Processor Frequency

3.54 GHz

Memory Utilization

2708 MB

CPU Task TDP

13 W

CPU Utilization

0 %

Graphics Frequency

354 MHz

Reference Clock Frequency

103.0 MHz

Memory Frequency

1617 MHz

Memory Utilization

2708 MB

Active Core Count

1

CPU Core Temperature 1

36 °C

CPU Core Temperature 2

36 °C

CPU Core Temperature

36 °C

CPU Total TDP

16 W

CPU Core Temperature 3

36 °C

CPU Core Temperature 4

36 °C

CPU Throttling

0%

1ACore TDP

10 W

CPU Core Temperature 1

36 °C

CPU Core Temperature 2

36 °C

Processor Frequency

3.54 GHz

1ACore TDP

0 W

CPU Core Temperature 1

36 °C

CPU Core Temperature 2

36 °C



**IF MY SYSTEMS RAN UNDERVOLTED
TOTALLY FINE FOR 10 YEARS**




**WHY DO WE
WASTE 40% ENERGY?**




```
uint64_t multiplier = 0x1122334455667788;
uint64_t correct    = 0xdeadbeef * multiplier;
uint64_t var        = 0xdeadbeef * multiplier;

while (var == correct)
{
    var = 0xdeadbeef * multiplier;
}
uint64_t flipped_bits = var ^ correct;
```






Can we make this secure?








Up to a 150 mV variation in instruction voltage requirement.


























CPU	V_{off}	Score	Power	Freq.	Energy Eff.
i5-1035G1	-70 mV	+6.0 %	-0.1 %	+8.5 %	+6.1 %
	-97 mV	+7.9 %	-0.5 %	+12 %	+8.4 %
i9-9900K	-70 mV	+2.2 %	-7.2 %	+2.6 %	+10 %
	-97 mV	+3.8 %	-16 %	+3.3 %	+23 %
7700X*	-70 mV	+1.4 %	-9.8 %	+1.8 %	+12 %
	-97 mV	+1.9 %	-15 %	+1.8 %	+20 %

Why are problems like Rowhammer not solved already?




... create bad incentives.






... create bad incentives.

- A “bit” more reliability




... create bad incentives.

- A “bit” more reliability
- Why not higher or dynamic refresh rates everywhere (e.g. TRR, PARA, ...)?




... create bad incentives.

- A “bit” more reliability
- Why not higher or dynamic refresh rates everywhere (e.g. TRR, PARA, ...)?
 - “just a few more targeted refreshes”



... create bad incentives.


- A “bit” more reliability
- Why not higher or dynamic refresh rates everywhere (e.g. TRR, PARA, ...)?
 - “just a few more targeted refreshes”
- Why not ECC everywhere?




... create bad incentives.


- A “bit” more reliability
- Why not higher or dynamic refresh rates everywhere (e.g. TRR, PARA, ...)?
 - “just a few more targeted refreshes”
- Why not ECC everywhere?

→ What incentives does it create?






Fundamental problem: we assume what is still reliable




Fundamental problem: we assume what is still reliable

- Refreshing x times per second is fine




Fundamental problem: we assume what is still reliable

- Refreshing x times per second is fine
- Normal usage, no adversary



Fundamental problem: we assume what is still reliable

- Refreshing x times per second is fine
- Normal usage, no adversary
- Assume there won't be more than n bit errors




Fundamental problem: we assume what is still reliable

- Refreshing x times per second is fine
- Normal usage, no adversary
- Assume there won't be more than n bit errors

→ How far can we go with x while staying below n bit errors?



AFTER ALL THESE REFRESHES, WHY NOT



**WHY SHOULDN'T I OPTIMIZE
PERFORMANCE TO THE ABSOLUTE LIMIT?**

imgflip.com



Mobile vendors since 2018: let's add ECC by default



Mobile vendors since 2018: let's add ECC by default

- ECC memory → fewer bit flips + more security



Mobile vendors since 2018: let's add ECC by default

- ECC memory → fewer bit flips + more security

Also vendors:



Mobile vendors since 2018: let's add ECC by default

- ECC memory → fewer bit flips + more security

Also vendors:

- Let's squeeze out the last bit of efficiency for battery runtime until just before bit flips occur







- You never know how far is still safe



- You never know how far is still safe
- “safe” / “reliable” changes over time




- You never know how far is still safe
- “safe” / “reliable” changes over time
- Adversary is intelligent and improves attacks over time

Security vs Reliability


Security ~~vs~~ Reliability

YOU CAN'T DO THAT!




THAT'S AGAINST THE RULES!

Security for Efficiency?




Make bit flips degrade performance **without** impacting security




Make bit flips degrade performance **without** impacting security

- Cryptographic MAC



Make bit flips degrade performance **without** impacting security

- Cryptographic MAC
- Detect **any** number of bit flips



Make bit flips degrade performance **without** impacting security

- Cryptographic MAC
- Detect **any** number of bit flips
- Correction by **brute-force** search for correct data

# Errors	# MAC Comp.	Avg Duration
1	17	11 ns
2	771	3.68 μ s
3	33 800	124 μ s
4	1.51×10^6	6.65 ms
5	6.91×10^7	261 ms
6	3.07×10^9	12.8 s
7	1.21×10^{11}	9.11 min
8	5.72×10^{12}	6.11 h







- Silent data corruption less than once per 10^9 billion years



- Silent data corruption less than once per 10^9 billion years
- Second preimage after hammering for one year: $9.75 \cdot 10^{-5} \%$



- Silent data corruption less than once per 10^9 billion years
- Second preimage after hammering for one year: $9.75 \cdot 10^{-5} \%$
- Erroneous correction of 8-bit errors: 0.0161 %

Security:

Can we afford to have it?

Can we afford not to have it?

Daniel Gruss

2025-10-26

Graz University of Technology