

Security:

Can we afford to have it?

Can we afford not to have it?

Daniel Gruss

2024-10-21

Graz University of Technology

This research was made possible by generous funding from:









European Research Council (ERC project FSSec 101076409), FWF SFB project SPyCoDe F8504, NSF grants 1813004, 2217020, 2316201, and research grants and gifts from Red Hat, Google, Intel, and Cisco. This work has benefitted from Dagstuhl Seminar 22341 (PEACHES). Any opinions, findings, and conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the views of the funding parties.







• Profiling cache utilization with performance counters?



ullet Profiling cache utilization with performance counters? o No



- ullet Profiling cache utilization with performance counters? o No
- Observing cache utilization with performance counters and using it to infer a crypto key?



- ullet Profiling cache utilization with performance counters? o No
- ullet Observing cache utilization with performance counters and using it to infer a crypto key? o Yes



- ullet Profiling cache utilization with performance counters? o No
- \bullet Observing cache utilization with performance counters and using it to infer a crypto key? \to Yes
- Measuring memory access latency with Flush+Reload?



- ullet Profiling cache utilization with performance counters? o No
- \bullet Observing cache utilization with performance counters and using it to infer a crypto key? \to Yes
- \bullet Measuring memory access latency with Flush+Reload? \to No



- ullet Profiling cache utilization with performance counters? o No
- \bullet Observing cache utilization with performance counters and using it to infer a crypto key? \to Yes
- ullet Measuring memory access latency with Flush+Reload? o No
- Measuring memory access latency with Flush+Reload and using it to infer keystroke timings?



- ullet Profiling cache utilization with performance counters? o No
- \bullet Observing cache utilization with performance counters and using it to infer a crypto key? \to Yes
- ullet Measuring memory access latency with Flush+Reload? o No
- \bullet Measuring memory access latency with Flush+Reload and using it to infer keystroke timings? \to Yes

THERE IS NO NOISE **NOISE IS JUST SOMEONE ELSE'S DATA**









1337 4242

FOOD CACHE

Revolutionary concept!

Store your food at home, never go to the grocery store during cooking.

Can store **ALL** kinds of food.


ONLY TODAY INSTEAD OF \$1,300

\$1,299

ORDER VIA PHONE: +555 12345





```
printf("%d", i);
printf("%d", i);
```








```
printf("%d", i);
printf("%d", i);
```




















flush access

Shared Memory




VICTIM








































• Add a layer of indirection to test

```
char data = *(char*) 0xfffffffff81a000e0;
array[data * 4096] = 0;
```




Add a layer of indirection to test

```
char data = *(char*) 0xfffffffff81a000e0;
array[data * 4096] = 0;
```

• Then check whether any part of array is cached




• Flush+Reload over all pages of the array



• Index of cache hit reveals data



• Flush+Reload over all pages of the array



- Index of cache hit reveals data
- Permission check is in some cases not fast enough





Kernel Address Isolation to have Side channels Efficiently Removed


KAISER /'knizə/

- 1. [german] Emperor, ruler of an empire
- 2. largest penguin, emperor penguin




Kernel Address Isolation to have Side channels Efficiently Removed


Without KAISER:



Without KAISER:



With KAISER:






















Speculative Cooking









PIZZa
















PIZZO





























































































 Table 1: Reported performance impacts of countermeasures

Impact Defense	Performance Loss	Benchmark
InvisiSpec	22%	SPEC
SafeSpec	3% (improvement)	SPEC2017 on MARSSx86
DAWG	2-12%, 1-15%	PARSEC, GAPBS
RSB Stuffing	no reports	
Retpoline	5-10%	real-world workload servers
Site Isolation	only memory overhead	
SLH	36.4%, 29%	Google microbenchmark suite
YSNB	60%	Phoenix
IBRS	20-30%	two sysbench 1.0.11 benchmarks
STIPB	30- 50%	Rodinia OpenMP, DaCapo
IBPB	no individual reports	
Serialization	62%, 74.8%	Google microbenchmark suite
SSBD/SSBB	2-8%	SYSmark®2014 SE & SPEC integer
KAISER/KPTI	0-2.6%	system call rates
L1TF mitigations	-3-31%	various SPEC














Rowhammer






Cells leak faster upon proximate accesses \rightarrow Rowhammer






Cells leak faster upon proximate accesses \rightarrow Rowhammer


Rowhammer








Cells leak faster upon proximate accesses \rightarrow Rowhammer


















	DRAM bank	
activate	DRAM bank 11111111111111 1111111111111 111111	

	DRAM bank	
	11111111111111	
activate	11111111111111	
	11111111111111	
	11111111111111	
	11111111111111	
	11111111111111	
	11111111111111	
	11111111111111	
	-	

	DRAM bank	
activate	DRAM bank 11111111111111 1111111111111 111111	

	DRAM bank	
	11111111111111	
activate	11111111111111	
	11111111111111	
	11111111111111	
	11111111111111	
	11111111111111	
	11111111111111	
	11111111111111	
	-	

	DRAM bank	
activate	DRAM bank 11111111111111 1111111111111 111111	





HAMMERING TWO BOWS



HAMMERING TWO ROWS



HAMMERNO ASNOLEROW

	DRAM bank
activate }	DRAM bank 111111111111111 11111111111111 11111
	1111111111111

DRAM bank


1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1


	DRAM bank
activate }	DRAM bank 111111111111111 11111111111111 11111
	1111111111111

DRAM bank


1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1
1 1	11111	11111	1 1

	DRAM bank
activate }	DRAM bank 111111111111111 11111111111111 11111
	1111111111111







	DRAM bank	
	1111111111111	
activate	1111111111111	
	11111111111111	
	11111111111111	
	11111111111111	
	1111111111111	
	1111111111111	
	1111111111111	




	DRAM bank	
	1111111111111	
activate	1111111111111	
	11111111111111	
	11111111111111	
	11111111111111	
	1111111111111	
	1111111111111	
	1111111111111	




	DRAM bank				
	11111111111111				
activate →	11111111111111				
	11111111111111				
	1111111111111				
	11111111111111				
	11111111111111				
	11111111111111				
	11111111111111				



	DRAM bank					
	11111111111111					
activate	11111111111111					
	11111111111111					
	11111111111111					
	11111111111111					
	11111111111111					
	11111111111111					
	11111111111111					






















```
uint64_t multiplier = 0x1122334455667788;
uint64_t correct = 0xdeadbeef * multiplier;
uint64_t var = 0xdeadbeef * multiplier;

while (var == correct)
{
    var = 0xdeadbeef * multiplier;
}
uint64_t flipped_bits = var ^ correct;
```



```
do
{
    i++;
    plaintext = <randomly generated>

    result1 = aes128_enc(plaintext);
    result2 = aes128_enc(plaintext);
} while (vec_equal_128(result1, result2) && i<iterations);</pre>
```



• Should be related to undervolting



- Should be related to undervolting
- From protected TEE vaults



- Should be related to undervolting
- From protected TEE vaults
- Steal



- Should be related to undervolting
- From protected TEE vaults
- Steal, corrupt




- Should be related to undervolting
- From protected TEE vaults
- Steal, corrupt, plunder, ...

Plundervolt
































There are alternatives

There are alternatives to security!

How expensive is security?

RACE FOR A VACCINE WE WANT TO WE WANT TO BE FIRST! BEFIRST WE WANT WE WANT TO BE FIRST! FIRST RACE TO ACT ON CLIMATE WHY SHOULD YOU GO FIRST! WE BE FIRST


NO, YOU THEY SHOULD GO FIRST GO FIRST!




Moore's Law: The number of transistors on microchips has doubled every two years


Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.













Why are problems like Rowhammer not solved already?





... create bad incentives.



... create bad incentives.

• A "bit" more reliability



... create bad incentives.

- A "bit" more reliability
- Why not higher or dynamic refresh rates everywhere (e.g. TRR, PARA, ...)?



... create bad incentives.

- A "bit" more reliability
- Why not higher or dynamic refresh rates everywhere (e.g. TRR, PARA, ...)?
 - "just a few more targeted refreshes"



... create bad incentives.

- A "bit" more reliability
- Why not higher or dynamic refresh rates everywhere (e.g. TRR, PARA, ...)?
 - "just a few more targeted refreshes"
- Why not ECC everywhere?



... create bad incentives.

- A "bit" more reliability
- Why not higher or dynamic refresh rates everywhere (e.g. TRR, PARA, ...)?
 - "just a few more targeted refreshes"
- Why not ECC everywhere?
- \rightarrow What incentives does it create?







• Refreshing *x* times per second is fine




- Refreshing x times per second is fine
- Normal usage, no adversary



- Refreshing x times per second is fine
- Normal usage, no adversary
- Assume there won't be more than *n* bit errors



- Refreshing x times per second is fine
- Normal usage, no adversary
- Assume there won't be more than *n* bit errors
- \rightarrow How far can we go with x while staying below n bit errors?







 $\bullet \ \ \mathsf{ECC} \ \mathsf{memory} \to \mathsf{fewer} \ \mathsf{bit} \ \mathsf{flips} + \mathsf{more} \ \mathsf{security}$



ullet ECC memory o fewer bit flips + more security

Also vendors:



ullet ECC memory o fewer bit flips + more security

Also vendors:

• Let's squeeze out the last bit of efficiency for battery runtime until just before bit flips occur







You never know how far is still safe



- You never know how far is still safe
- "safe" / "reliable" changes over time



- You never know how far is still safe
- "safe" / "reliable" changes over time
- Adversary is intelligent and improves attacks over time

Security vs Reliability

Security vs Reliability



Security for Efficiency?





Cryptographic MAC



- Cryptographic MAC
- Detect any number of bit flips



- Cryptographic MAC
- Detect **any** number of bit flips
- Correction by **brute-force** search for correct data

# Errors	# MAC Comp.	Avg Duration
1	17	11 ns
2	771	3.68 µs
3	33 800	124 μs
4	1.51×10^{6}	6.65 ms
5	6.91×10^{7}	261 ms
6	$3.07 imes 10^9$	12.8 s
7	1.21×10^{11}	9.11 min
8	5.72×10^{12}	6.11 h







• Silent data corruption less than once per 10⁹ billion years



- Silent data corruption less than once per 10⁹ billion years
- Second preimage after hammering for one year: $9.75 \cdot 10^{-5} \%$



- Silent data corruption less than once per 10⁹ billion years
- \bullet Second preimage after hammering for one year: $9.75 \cdot 10^{-5} \, \%$
- Erroneous correction of 8-bit errors: 0.0161 %






Cryptographic MAC



- Cryptographic MAC
- Detect any number of bit flips



- Cryptographic MAC
- Detect any number of bit flips
- Correction by brute-force search for correct data



# Errors	# MAC Comp.	Avg Duration
1	17	11 ns
2	771	3.68 µs
3	33 800	124 μs
4	1.51×10^{6}	6.65 ms
5	6.91×10^{7}	261 ms
6	$3.07 imes 10^9$	12.8 s
7	1.21×10^{11}	9.11 min
8	5.72×10^{12}	6.11 h







• Silent data corruption less than once per 10⁹ billion years




- Silent data corruption less than once per 10⁹ billion years
- Second preimage after hammering for one year: $9.75 \cdot 10^{-5} \%$




- Silent data corruption less than once per 10⁹ billion years
- \bullet Second preimage after hammering for one year: $9.75 \cdot 10^{-5} \, \%$
- Erroneous correction of 8-bit errors: 0.0161 %


On average less than 0.75 % overhead


















```
uint64_t multiplier = 0x1122334455667788;
uint64_t correct = 0xdeadbeef * multiplier;
uint64_t var = 0xdeadbeef * multiplier;

while (var == correct)
{
    var = 0xdeadbeef * multiplier;
}
uint64_t flipped_bits = var ^ correct;
```



Can we make this secure?



CPU	V_{off}	Score	Power	Freq.	Energy Eff.
i5-1035G1	−70 mV −97 mV	+6.0 % +7.9 %	$-0.1\%\ -0.5\%$	+8.5 % +12 %	+6.1 % +8.4 %
i9-9900K	$-70\mathrm{mV}$ $-97\mathrm{mV}$	+2.2 % +3.8 %	-7.2 % -16 %	+2.6 % +3.3 %	+10 % +23 %
7700X*	−70 mV −97 mV	+1.4 % +1.9 %	-9.8% $-15%$	+1.8 % +1.8 %	+12 % +20 %



Problem: Reliability Issues




Problem: **Security** Issues


Conservative Voltage Instr. Var. Aging T. ...


Up to a 150 mV variation in instruction voltage requirement.


Conservative Voltage Instr. Var. Aging T. ...


Instruction	IMU	10R	* AES	ENC VXO	2* VAN	DN* VAN	D* 1501	AL ABCI	MULLSE	AD	IR *	VP ADDS
Number of Faults	79	47	40	40	30	28	24	16	9	5	3	1



















Operating System






















































Instruction Index











Instruction Index




























CPU	V_{off}	Score	Power	Freq.	Energy Eff.
i5-1035G1	−70 mV −97 mV	+6.0 % +7.9 %	$-0.1\%\ -0.5\%$	+8.5 % +12 %	$+6.1\% \\ +8.4\%$
	$-70\mathrm{mV}$	+2.2 %	$\frac{-0.5 \%}{-7.2 \%}$	+12.6%	+3.4 %
i9-9900K	$-97\mathrm{mV}$	+3.8%	-16%	+3.3 %	+23 %
7700X*	−70 mV −97 mV	+1.4 % +1.9 %	$-9.8\%\ -15\%$	+1.8 % +1.8 %	+12 % +20 %





	70 mV Undervolt							97 mV Undervolt						
CPU	^{cores} OS		SPECgmea	SPECmedi	525.X264	SPECnosi	NB _{iux}	NCC	SPECgmei	SPECmedi	_{525.} ×264	SPECnosi	NB _{iux}	NCC
\mathcal{A}_1	fV	Pwr Perf. Eff.	-5.62 % -0.25 % +5.70 %	-1.31%	-7.05% $-1.31%$ $+6.18%$	+2.97 %	-3.55 % +0.50 % +4.20 %	-3.88 % -0.39 % +3.63 %	-9.75 % +0.80 % +11.7 %	-10.9 % +1.35 % +13.7 %	0.06 %	-14.8 % +3.45 % +21.4 %		-6.30 % +0.18 % +6.92 %
\mathcal{A}_4	fV	Pwr Perf. Eff.	-4.62 % -3.93 % +0.72 %	-0.11 % -0.04 % 0.07 %		+1.82%	-0.97 % -0.26 % +0.72 %		-8.87 % -3.58 % +5.80 %	-3.47%	-7.25%	-16.2 % +1.84 % +21.6 %	-0.14%	
\mathcal{A}_{∞}	е	Pwr Perf. Eff.	-7.50 % -41.6 % -36.9 %		-5.40 % +6.16 % +12.2 %	+1.42%	-7.24 % -98.5 % -98.3 %	-7.24 % -91.9 % -91.2 %	-41.9%	-12.4 % -11.9 % +0.58 %	+6.10%		$-12.1 \% \\ -98.5 \% \\ -98.3 \%$	-91.9%
n	f	Pwr Perf. Eff.	-8.14 % -7.82 % +0.34 %	-7.80 % -7.83 % -0.03 %	-9.25%	+0.42 %	-4.42 % -2.50 % +2.01 %	-4.43 % -2.52 % +2.00 %	-11.5 % -10.3 % +1.40 %	-10.8%	$-10.8 \% \\ -12.2 \% \\ -1.57 \%$	+0.58 %	-6.71 % -2.30 % +4.73 %	-2.33%
\mathcal{B}_{∞}	е	Pwr Perf. Eff.	-9.18% $-26.4%$ $-19.0%$		-10.8 % +14.5 % +28.3 %	-0.54%	-9.79 % -95.7 % -95.3 %	-9.79 % -79.8 % -77.6 %	$-14.4\%\ -26.1\%\ -13.7\%$	-13.3 % -5.25 % +9.26 %	+18.5 %		-95.7%	
\mathcal{C}_{∞}	fV	Pwr Perf. Eff.	-0.85%	-1.92%	-7.05 % -1.92 % +5.53 %	+3.53 %		-1.12%	+0.19 %	+0.19 %	-0.55%	-14.1 % +3.79 % +20.8 %	+1.03%	-0.57%

%	+10.8 %	+4.20 %	+3.63 %	+11.7%	+13.7 %	+13.8 %	+21.4 %	+7.44 %	+6.92%		
									0.92 /		
%	-7.41%	-0.97%	-1.00%	-8.87%	-8.67%	-13.1%	-16.2%	-1.57%	1.57 /		
%	+1.82%	-0.26%	-0.58%	-3.58%	-3.47%	-7.25%	+1.84 %	-0.14%	-0.53%		
%	+9.97%	+0.72%	+0.43%	+5.80%	+5.70%	+6.70%	+21.6%	+1.45%	+1.05 %		
%	-7.50%	−7.24 %	-7.24%	-12.3%	-12.4%	-10.3%	-16.6%	-12.1%	-12.1 %		
%	+1.42%	-98.5%	-91.9%	-41.9%	-11.9%	+6.10%	+1.42%	-98.5%	-91.9%		
%	+9.63 %	-98.3%	-91.2%	-33.7%	+0.58%	+18.3%	+21.6%	-98.3%	-90.7%		
%	-9.13 %	-4.42 %	-4.43 %	-11.5%	-10.8%	-10.8%	-14.1%	−6.71 %	-6.73 %		
%	+0.42%	-2.50%	-2.52%	-10.3%	-10.8%	-12.2%	+0.58%	-2.30%	-2.33%		
%	+10.5%	+2.01%	+2.00%	+1.40%	0.05 %	-1.57%	+17.1%	+4.73%	+4.72 %		
%	-9.18 %	-9.79 %	−9.79 %	-14.4%	-13.3%	-15.9%	-14.4%	-14.9%	-14.9 %		
%	-0.54%	-95.7%	-79.8%	-26.1%	-5.25%	+18.5%	0.01 %	-95.7%	-79.8%		
%	+9.51%	-95.3%	-77.6%	-13.7%	+9.26%	+40.9 %	+16.8%	-95.0%	-76.2%		
%	−6.12 %	−3.56 %	-4.03 %	−9.78 %	-11.2%	-12.1%	-14.1%	−5.83 %	−6.55 %		
%	+3.53 %	+0.33%	-1.12%	+0.19%	+0.19%	-0.55%	+3.79%	+1.03%	-0.57%		
%	+10.3%	+4.04 %	+3.03 %	+11.0%	+12.8%	+13.1%	+20.8 %	+7.28 %	+6.40 %		
60	Daniel Gruss — Graz University of Technology										

%	+10.8 %	+4.20 %	+3.63 %	+11.7 %	+13.7 %	+13.8 %	+21.4%	+7.44 %	+6.92%
% % %	-7.41 % +1.82 % +9.97 %	-0.97 % -0.26 % +0.72 %	-1.00 % -0.58 % +0.43 %	-8.87 % -3.58 % +5.80 %	-8.67 % -3.47 % +5.70 %	-13.1 % -7.25 % +6.70 %	-16.2 % +1.84 % +21.6 %	-1.57 % -0.14 % +1.45 %	-0.53% $+1.05%$
% % %	-7.50 % +1.42 % +9.63 %	-7.24 % -98.5 % -98.3 %	-7.24 % -91.9 % -91.2 %	-12.3 % -41.9 % -33.7 %	-12.4 % -11.9 % +0.58 %	$-10.3\% \\ +6.10\% \\ +18.3\%$	-16.6 % +1.42 % +21.6 %	-12.1 % -98.5 % -98.3 %	$-12.1\% \\ -91.9\% \\ -90.7\%$
% % %	-9.13 % +0.42 % +10.5 %	-4.42 % -2.50 % +2.01 %	-4.43 % -2.52 % +2.00 %	$-11.5 \% \\ -10.3 \% \\ +1.40 \%$	$-10.8\% \\ -10.8\% \\ 0.05\%$	$-10.8 \% \\ -12.2 \% \\ -1.57 \%$	$-14.1\% \\ +0.58\% \\ +17.1\%$	-6.71 % -2.30 % +4.73 %	-6.73% $-2.33%$ $+4.72%$
% % %	-9.18 % -0.54 % +9.51 %	-9.79 % -95.7 % -95.3 %	-9.79 % -79.8 % -77.6 %	$-14.4 \% \\ -26.1 \% \\ -13.7 \%$	-13.3 % -5.25 % +9.26 %	-15.9 % +18.5 % +40.9 %	$-14.4\%\ 0.01\%\ +16.8\%$	-14.9 % -95.7 % -95.0 %	$-14.9\% \\ -79.8\% \\ -76.2\%$
% % %	-6.12 % +3.53 % +10.3 %	-3.56 % +0.33 % +4.04 %	-4.03 % -1.12 % +3.03 %	-9.78 % +0.19 % +11.0 %	-11.2 % +0.19 % +12.8 %	$-12.1\% \\ -0.55\% \\ +13.1\%$	-14.1 % +3.79 % +20.8 %	-5.83 % +1.03 % +7.28 %	-6.55% $-0.57%$ $+6.40%$
60						Daniel Gru	ss — Graz Ur	niversity of Te	chnology





 Decade-old problems like Rowhammer can be solved with principled security



- Decade-old problems like Rowhammer can be solved with principled security
- Adding security can increase efficiency



- Decade-old problems like Rowhammer can be solved with principled security
- Adding security can increase efficiency
- New and unexplored area that needs a lot more research



Security:

Can we afford to have it?

Can we afford not to have it?

Daniel Gruss

2024-10-21

Graz University of Technology